LECTURE 18

HARDWARE PERFORMANCE COUNTERS

The simplest hardware-aided performance-measuring tool is: the time stamp counter (TSC)

- Introduced by Intel with the Pentium architecture (1993)
- Similar feature available on ARM since ARMv7 (1996)
- Special integer register
- Incremented by one at a constant rate (e.g. every clock cycle)
- Reading this register has high latency (>10 cycles)
- Useful for microbenchmarks and instrumentation
- time.time() / clock_gettime() use this internally

More complex performance counters

Since then, Intel and ARM have added many more performance counters:

 executed ("retired") instructions 	 Pros
 branches 	alway
successfully predicted	■ no pe
 mispredicted branches 	no in
 memory accesses 	
found in L1 cache	 Cons
 L1 misses, found in L2 cache 	only
 L2 misses, found in (last-level) L3 cache 	
 L3 misses, found in main memory 	
TLB (page table cache) hits	
TLB misses	

- ys measured
- erformance penalty
- nterference with normal execution

an aggregate measure (totals)

Linux perf

perf stat ./application

Performance counter stats for './application': 3,216.90 msec task-clock 1.000 CPUs utilized # context-switches # 2.487 /sec 8 cpu-migrations # 0.311 /sec 1 # 1.929 K/sec 6,205 page-faults # 2.935 GHz cycles 9,442,508,623 # 7,596,331,032 0.80 insn per instructions branches 1,086,117,213 # 337.629 M/sec 1,085,287 branch-misses 0.10% of all br # 2,162,685,901 L1-dcache-loads # 672.289 M/sec 1,079,393,101 L1-dcache-load-misses # 49.91% of all L1 1,069,062,732 LLC-loads # 332.327 M/sec 6,537,301 LLC-load-misses # 0.61% of all L1 2,161,850,109 dTLB-loads # 672.029 M/sec dTLB-load-misses 896,301 # 0.04% of all dT 9,051,173 dTLB-stores # 2.814 M/sec # 25.374 K/sec 81,624 dTLB-store-misses 3.217829387 seconds time elapsed 3.167788000 seconds user

0.022723000 seconds sys

	(52.90%)
cycle	(58.81%)
	(58.84%)
canches	(58.87%)
	(58.87%)
-dcache accesses	(58.88%)
	(58.87%)
-icache accesses	(23.50%)
	(23.50%)
LB cache accesses	(23.50%)
	(23.50%)
	(23.50%)

STOCHASTIC INSTRUMENTATION

Limitations of performance counters

• How could we find hot spots

(small groups of instructions that the application spends a lot of time running)

- What about performance counts (cache misses, mispredicted branches,...) at those hot spots?
- Instrumentation is expensive (and affects accuracy)

Solution: stochastic instrumentation

- every N cycles (e.g. every 1,000,000th cycle / every 0.1ms), a sample is taken
- the sample records:
 - which instruction is currently being executed
 - optionally, what it is waiting for (instr. decoding, pipeline bubble, memory access, ...)
 - optionally, instruction addresses of the last few branches
 - optionally, whether those branches were successfully predicted

Stochastic instrumentation

• Pros

- no performance penalty
- no interference with normal execution
- accuracy naturally increases on hotspots

• Cons

none

Analysis applications

- Linux
 - perf record / perf report
 - KDAB hotspot
- MacOS: Apple XCode Instruments
- Windows: Visual Studio ("dynamic instrumentation" / "collection via sampling")
- Intel-specific: vTune
- AMD-specific: uProf

Bottom-up analysis

5 <u>000</u> 00								
VI Inte	l VTune Profiler	r						
	P + 🗅 🕹	Welcome × r018ue ×						
VT.	- LPopt	Microarchitecture Explo	ration Microarchitecture	Exploration -	0 m			
	r000p	Analysis Configuration Collection	Log Summary Bottom	-up Event Cou	nt Platform			
=	r001ue1	Grouping: Eunction / Call Stack	,					_
_	r002ue	Crouping. I direttori / Car Stack	I				3	
E E	r003ue	Function / Call Stack	CPU Time 🔻	Clockticks	Instructions Retired	CPI Rate	Retiring	Fr
N	r004h	▶ p_1gs_Ax_1	223.864ms	300,000,000	1,198,800,000	0.250	32.5%	
	r005h	▶ p_2gs_Ax_2	214.773ms	270,000,000	2,712,000,000	0.100	76.8%	
	r006h	p_spx_dual_violated	193.182ms	254,400,000	1,929,600,000	0.132	43.5%	
U	r007h	▶ func@0x92e0	87.500ms	264,000,000	261,600,000	1.009	41.3%	
	r008h	p_spx_dse_update_w	84.659ms	112,800,000	1,429,200,000	0.079	73.2%	
	-000h	▶ p_1gs_Ax_2	84.091ms	108,000,000	906,000,000	0.119	89.9%	
	r009n	▶ p_bfrt_el	81.818ms	112,800,000	528,000,000	0.214	24.1%	
	r010h	p_vec2_fmsub	80.682ms	134,400,000	1,194,000,000	0.113	31.2%	
	r011h	p_spx_dual_full_leaving	70.455ms 📒	133,200,000	100,800,000	1.321	37.2%	
	r012h	▶ func@0xa3a0	51.705ms 📒	168,000,000	362,400,000	0.464	76.6%	
	r013ue	p_spx_compute_row_sib_dai	51.705ms 📒	81,600,000	298,800,000	0.273	23.3%	
	r014ue	p_bfrt_select	49.432ms 📒	61,200,000	408,000,000	0.150	48.6%	
	r015ue	▶ p_map_qlookup	42.045ms	46,800,000	61,200,000	0.765	8.3%	
	-016	p_spx_dse_update_xB	40.909ms 📒	57,600,000	457,200,000	0.126	45.4%	
	10160	▶ p_fold_iter	33.523ms 📒	0	162,000,000	0.000	15.1%	
	r017u	p_vec_z_scatter	29.545ms 📒	50,400,000	228,000,000	0.221	31.1%	
	r018ue	be an	-00 705	04.000.000	FF 000 000	0.405	05 004	ĝ.
	🕨 🖿 LPopt2				4. 4.0.		4.0	-
	- Matmul			0.65 0.85		1.45	1.65	
	r000p	B lpopt (TID: 369669)						
	r001ue	토 gzip (TID: 369688)	The second s					
	r002ue	amplxe-runss (TID: 369669)						
	r003ue	lpopt (TID: 369688)						
	r004ue							
	100406							
	roosue							
63								
~		CPU Time						
0		FILTER 🝸 100.0% 📡	Any Process	ad Any Thread	✓ Module A	Any Module	~	Cal



Flame graphs

AMDuProf - [C:/Temp/AM	MDuProf02	2-2019_17-03-0	05.db]							- 0	×
HOME	PROF	OFILE SUMMARY		ANALYZ	/ZE			SETTINGS			
Profile Samples	Counters	CPU clocks P	Process I	3628	Show Fla	megra 💽	Sea	arch function name			Clear
Call Graph Samples	LdrpS LdrpW 1 D D D D D D D D D D D D D D D D D	kern Create Create Create Create ExecP EXECVO FindFi Dispat BatLoop BatLoop CWork(str CWork(str CWork(str CONTACTOR BaseT Dispatc	C Co Safe SaferV SetBat(s ruct cmo ruct cmo	Ldrp Ldrp LdrpG LdrpG LdrpH LdrRe LdrRe LdrRe LdrRe LdrRe LdrpH LdrpH LdrpG	L L L L L L L L L L L J			RtipCreateLown nRtipActivateLowRtipPerformHeaRtipAllocateHeapIRtipAllocateHeanImalloc_crtHsetmbcphsetmbcpI.drpCallInitRoutineLdrpInitializeNodeLdrpInitializeGraphR.	L L Ldrp izePro 7ffbd8f itialize lizeThu	L Ldr L LdrpMa LdrpMa LdrpLoa LdrpLoa LdrpLoa LdrLoadDl cess afa45	
	-										